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A Passive Design Scheme to Increase Rectified
Power of Piezoelectric Energy Harvesters
Abstract—Piezoelectric vibration energy harvesting is
becoming a promising solution to power wireless sensors
and portable electronics. While miniaturizing energy har-
vesting systems, rectified power efficiencies from miniatur-
ized piezoelectric transducers (PT) are usually decreased
due to insufficient voltage levels generated by the PTs. In
this paper, a monolithic PT is split into several regions
connected in series. The raw electrical output power is
kept constant for different connection configurations as
theoretically predicted. However, the rectified power follow-
ing a full-bridge rectifier (FBR), or a synchronized switch
harvesting on inductor (SSHI) rectifier, is significantly in-
creased due to the higher voltage/current ratio of series
connections. This is an entirely passive design scheme
without introducing any additional quiescent power con-
sumption and it is compatible with most of state-of-the-
art interface circuits. Detailed theoretical derivations are
provided to support the theory and the results are exper-
imentally evaluated using a custom MEMS PT and a CMOS
rectification circuit. The results show that, while a PT is split
into 8 regions connected in series, the performance while
using a FBR and a SSHI circuit is increased by 2.3× and
5.8×, respectively, providing an entirely passive approach
to improving energy conversion efficiency.
Index Terms—Energy harvesting, piezoelectric transduc-
ers, full-bridge rectifier, synchronized switch harvesting on
inductor (SSHI).
I. INTRODUCTION
In the past decade, piezoelectric vibration energy harvesting
has shown its promising ability to power wireless sensor nodes
by transducing environmental kinetic vibration energy into
electricity [1]–[4]. Fig. 1 shows a widely used cantilevered
piezoelectric transducer (PT) [5]–[7]. The device consists of
a piezoelectric material sandwiched by two electrode layers
standing on a substrate; a proof mass is usually added at the
free end to adjust the resonance frequency and increase output
power [8]–[11]. The raw output power of a typical PT varies
between 100’s nW and 100’s µW depending on the scale,
structure and piezoelectric material. Although this power is
able to power some low-power electronic devices, it cannot be
directly used as it is a very unstable AC energy source. The
actual usable power significantly depends on the conversion
efficiency of rectification circuits employed [12], [13].
The most widely used rectifier for a PT is a full-bridge
rectifier (FBR), which employs four passive diodes connected
between the PT and an energy storage capacitor [5]. The circuit
diagram and associated waveforms are shown in Fig. 2. While
the PT is vibrating, it can be modeled as a current source IP
in parallel with a capacitor CP . The inherent capacitor CP is
formed by the top and bottom electrode layers of the PT. An
energy storage capacitor CS is connected at the output to store
the rectified DC power. The waveform shows that, in order to
Fig. 1: A cantilevered piezoelectric harvester.
Fig. 2: Full-bridge rectifier and associated waveforms.
overcome the voltage threshold set by the FBR and transfer
energy into CS , the voltage across the PT (VPT ) needs to attain
either VS + 2VD or −(VS + 2VD), where VS is the voltage
across CS and VD is the forward voltage drop of the diodes.
After each half period of vibration, the polarization of VPT
alters; hence, some generated energy is wasted to flip VPT
from VS + 2VD to −(VS + 2VD), or vice-versa. The wasted
part is illustrated in the figure with black areas. After VPT is
flipped and it attains one of the two thresholds, the remaining
energy generated in this half period can be transferred into CS .
In order to overcome the threshold, the open-circuit voltage
amplitude generated by the PT, noted as VOC , needs to be
higher than VS + 2VD so that the power conversion efficiency
of the FBR is not zero. This condition can be expressed as:
VOC > VS + 2VD (1)
This is the condition for a FBR starts to start operating. If
(1) is not satisfied, all generated energy by the PT is wasted in
continually flipping VPT and the power efficiency in this case
is zero. Even if it is marginally satisfied, the efficiency can be
extremely low as most of energy is wasted. The open-circuit
amplitude, VOC , is proportional to the applied excitation level
if the PT is vibrating in the linear range. When the PT is
implemented in a place with weak excitation, VOC can be
too low to satisfy the condition in (1). Especially, when a
MEMS PT is employed, VOC can be as low as a few 100’s
mV under low and noisy excitation levels. In this case, the
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Fig. 3: SSHI rectifier and associated waveforms.
power extraction efficiency of a FBR is zero when the voltage
VS goes to the level of VOC .
Recently, many active rectifiers have been proposed to
increase the power rectification performance [14]–[28]. The
synchronized switch harvesting on inductor (SSHI) rectifier
is one of the most efficient interface circuits designed to
synchronously flip the voltage VPT to reduce the energy loss
due to voltage flipping [29]–[34]. Fig. 3 shows the circuit
diagram and associated waveforms of a SSHI rectifier. A SSHI
circuit employs an inductor to form a RLC oscillation loop to
flip the voltage VPT at each zero-crossing moment of IP .
While a zero-crossing moment of IP is detected, a pulse
φF is generated to close the RLC loop for a certain time
duration. The voltage VPT is then flipped from ±(VS + 2VD)
to ∓(VS + 2VD) with a loss of VF , as illustrated in the
figure. As the closed RLC loop helps flip VPT , wasted energy
(shown by black areas) is decreased; hence, energy conversion
efficiency is significantly increased compared to a passive
FBR [35]. However, active interface circuits introduce issues
on complexity, stability, cold-startup and extra cost compared
to passive FBRs. Hence, a topology to achieve comparable
power efficiency of reported active rectifiers is needed while
employing a passive FBR instead of a active rectifier.
In this paper, a new topology is proposed to passively
improve the power extraction performance of FBRs to achieve
comparable performance compared to state-of-the-art active
rectification circuits (such as SSHI), without employing any
additional component or circuit. Furthermore, if this topology
is co-integrated with a SSHI circuit, the performance of
the SSHI circuit can be further improved. The scheme is
presented in the next section and theoretical modeling of the
topology is given in Section III. A MEMS harvester is used
for experimental validation in Section IV and a conclusion is
provided in the last section.
II. PROPOSED TOPOLOGY
In this section, the concept underlying the proposed topol-
ogy is presented. For piezoelectric transducers used in energy
harvesting systems, the top and bottom electrode layers are
usually designed to be monolithic, as shown in Fig. 1. In this
paper, the electrode layers are split into several, say n, equal
regions, as illustrated in Fig. 4. As the resulting n electrode
regions stay on a common substrate with a common proof
mass, while the PT is vibrating, the voltage signals generated
Fig. 4: Splitting a monolithic electrode layer into n regions.
in the n regions are with the same amplitude, frequency and
phase. Therefore, the n regions can be electrically connected
in series and the resulting open-circuit voltage is increased
by n. Higher open-circuit voltage generated from the PT
make it easier to overcome the thresholds set by following
rectification circuits; hence, the rectified power is significantly
increased. Some previous works on electrode segmentation
have been reported recently; however, they were focused
on splitting the electrode orthogonality along the strain line
to analyze strain distribution and power in different regions
[36]–[38]. The following section will focus on modeling a
PT with n split electrode regions. The theoretical modeling
shows that the rectified power while the electrode is split
into 8 regions is increased by 2.5× and 11× for a FBR
and a SSHI circuit, respectively. It is worth mentioning that
this series configuration is a purely passive design method,
which does not employing any additional active or passive
components or circuits, to increase the rectified power. Hence,
this new approach can be employed together with state-of-the-
art interface circuits.
III. MODELING
A. Raw electrical power
The raw output power from a PT is analyzed in this section.
The raw output power means the power consumed in a resistive
load connected with the PT with the impedance matching.
Fig. 5 shows the equivalent circuit diagram of a monolithic
PT, a parallel-connected n-region PT and a series-connected
n-region PT, from top to bottom respectively. Assuming the
gaps between adjacent electrode regions are negligible and the
effect of these gaps to vibration amplitude and frequency is
also negligible, a monolithic PT can be regarded as a parallel-
connected n-region PT.
As a first step, the monolithic model is analyzed. While
the PT is excited, IP and CP are the current source and
the internal capacitance for the monolithic model. The current
source can be expressed as IP = I0 sin(ωt), where ω = 2pifP
and fP is the excitation frequency. Hence, the total charge
generated by the PT in a half period (T/2) can be calculated,
which is expressed as:
Qtotal =
∫ T
2
0
I0 sinωtdt =
2I0
ω
(2)
Assuming the PT is operated as an open circuit, all gener-
ated charge Qtotal flows into CP . Therefore, the open-circuit
zero-to-peak voltage amplitude is calculated as:
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Fig. 5: Equivalent circuit of a monolithic PT and n-region
series-connected PT.
Fig. 6: Load resistor connected to a monolithic PT.
VOC =
1
2
Qtotal
CP
=
I0
ωCP
(3)
In order to measure the raw output power generated from
a PT, a variable load resistor, RL, is connected to the PT,
as shown in Fig. 6. The resistance RL is varied to match
the internal impedance of the PT in order to find the peak
output power consumed in the RL. While a resistor RL is
connected to a monolithic PT, the current amplitude in RL
can be expressed as:
IR(jω) = I0
ZC
ZC +RL
=
I0
1 + jωRLCP
(4)
Hence, the output power consumed in the resistor RL can
be calculated as:
PR = |1
2
I2RRL| =
I20
2
| RL
(1 + jωRLCP )2
|
= · · · = I
2
0
2
1
1
RL
+ ω2C2PRL
(5)
The output power PR attains its peak while RL = 1ωCP .
Hence, the raw output power of a monolithic model is:
PR(max) =
I20
4ωCP
(6)
After the electrode layer is split into n equal regions, the
area of one region is 1/n of the monolithic area. Therefore,
Fig. 7: Load resistor connected to a PT with n-region electrode
in series.
the current source and inherent capacitance for each individual
region can be expressed as IP /n and CP /n, respectively.
While the n regions are electrically connected in series, the
equivalent current source and inherent capacitance for the
resulting PT are IP /n and CP /n2, respectively. Hence, the
open-circuit voltage amplitude becomes:
VOC−n =
1
2
Qtotal/n
CP /n2
=
n
2
Qtotal
CP
= nVOC (7)
The subscript n represents the n-region series-connected
model. It can be seen that the open-circuit voltage is increased
by n times compared to the monolithic model. However, the
current is decreased by n times to IP /n. If a variable resistor
RL is connected to this series model, as shown in Fig. 7,
similar derivations can be performed for this series model.
The current amplitude in RL can be expressed as:
IR−n(jω) =
I0
n
ZC
ZC +RL
=
I0n
n2 + jωRLCP
(8)
Hence, the output power consumed in the resistor RL for
this n-region model can be calculated as:
PR−n = |1
2
I2RRL| =
I20
2
| n
2RL
(n2 + jωRLCP )2
|
= · · · = I
2
0
2
1
n2
RL
+
ω2C2PRL
n2
(9)
The peak output power consumed in RL is achieved while
RL =
n2
ωCP
and the peak power is calculated as:
PR−n(max) =
I20
4ωCP
(10)
Comparing the results obtained in (6) and (10), the output
power is exactly the same and it does not depend on the num-
ber n. Hence, the series configuration does not help increase
the raw output power consumed in an impedance-matched
resistive load. While keeping the raw power unchanged, output
voltage is increased by n by sacrificing the output current by
n. A rectification circuit is needed for AC-to-DC conversion
and the power efficiency of such a circuit determines the
usable rectified power. The re-distribution between voltage
and current of series configurations is extremely useful to
increase the extracted power while using some particular
rectification circuits. For example, while a full-bridge rectifier
(FBR) is employed, as shown in Fig. 2, the circuit starts
to extract energy while VOC > VS + 2VD is satisfied. In
order to achieve the maximum power point (MPP) of a FBR,
VOC should be at around 2(VS + 2VD). Assuming VS is
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Fig. 8: Full-bridge rectifier with a n-series PT.
around 3 V and VD = 0.3 V, the MPP is achieved while
VOC = 7.2 V, which is equivalent to a peak-to-peak voltage of
14.4 V. This high open-circuit voltage can possibly be attained
for macroscopic PTs under high excitation levels. However,
for MEMS (microelectromechanical systems) harvesters, it is
extremely hard to attain since the peak-to-peak voltage from a
MEMS harvester usually varies between 100’s mV and a few
V. Therefore, series configuration can be useful to improve
power efficiency of rectification circuits and the derivations
will be performed in the following parts.
B. Full-bridge rectifier
Assuming the electrode is split into n regions, the corre-
sponding current source and inherent capacitance are IP /n
and CP /n2, as previous explained. The number n can be
any positive integer. While n = 1, the analyzed model
is a monolithic model without splitting the electrode. The
equivalent circuit diagram when a full-bridge rectifier (FBR)
is employed is shown in Fig. 8. In a half period of IP , the
total generated charge can be expressed as:
Qtot(n) =
∫ T
2
0
I0
n
sinωtdt =
2I0
nω
(11)
As previously explained and shown in the waveforms in
Fig. 2, a certain amount of charge is wasted in flipping the
voltage VPT between ±(VS+2VD) and ∓(VS+2VD). Hence,
assuming the condition in (1) is satisfied, the remaining charge
that can be transferred into CS after flipping VPT is calculated
as:
QFBR(n) = Qtot(n) − 2(VS + 2VD)CP
n2
(12)
As the open-circuit voltage amplitude, VOC , generated in
one individual region is given in (7), the above equation be
rewritten as:
QFBR(n) = 2CP (
VOC
n
− VS + 2VD
n2
) (13)
Assuming the voltage increase in CS is very small compared
to VS , the energy transferred into CS in this half period is:
EFBR(n) = VSQFBR(n) = 2CPVS(
VOC
n
− VS + 2VD
n2
)
(14)
Fig. 9: Normalized theoretical output power using a FBR with
different series stages.
Hence, the average rectified power in this half period is:
PFBR(n) =
EFBR(n)
T/2
= 4fPCPVS(
VOC
n
− VS + 2VD
n2
)
(15)
Setting the derivative of the above equation to 0, it can be
found that PFBR(n) achieves its maximum power while VS
equals to an optimal voltage expressed as:
VS,opt =
n
2
VOC − VD (16)
Then the maximum output power of a FBR can be expressed
as:
PFBR(n),max = 4fPCP (
VOC
2
− VD
n
)2 (17)
The power shown in (17) is the maximum power obtained
using a FBR with the proposed split-electrode method. It
can be seen that the proposed method increases the output
power by decreasing the effect introduced by the forward
voltage drop of diodes. Although discrete diodes have lower
VD values, they occupy large board area to be implemented.
While system miniaturization becomes one of the key de-
sign considerations for wireless sensor networks, diodes are
widely integrated on-chip with other rectification and power
management circuits to minimize the system size. However,
on-chip Schottky diodes usually have higher forward voltage
drop compared to discrete diodes. Hence, the proposed method
is extremely useful while on-chip diodes are employed since
VD for on-chip Schottky diodes is usually around 0.3 V.
Assuming the open-circuit voltage VOC = 1.5 V and the
voltage drop of the diodes is VD = 0.3 V, the normalized
power expressed in (15) can be plotted in a range of VS .
The results are shown in Fig. 9. The diode voltage drop,
VD = 0.3 V, is experimentally measured using the FBR
in the following experiment section to keep the consistency
between simulations and measurements. While n = 1 where
the electrode is not split (or split electrodes connected in
parallel), the peak power in this case is normalized to 1.
While the electrode is split into 8 regions connected in series
(n = 8), the rectified power is increased by 2.5× compared
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
Fig. 10: SSHI rectifier with a n-series PT.
Fig. 11: Normalized theoretical output power using a SSHI
with different series stages.
to the monolithic model. In addition, the MPP is attained at a
higher VS value to accommodate loads requiring higher supply
voltages.
C. SSHI rectifier
After studying the performance of a FBR, this section
analyzes the rectified power for different series configurations
while a SSHI interface circuit is employed. Similar to the
previous section, the electrode of the PT is assumed to be split
into n equal regions connected in series. Hence, the resulting
current source and inherent capacitance are IP /n and CP /n2,
respectively. Fig. 10 shows a SSHI interface circuit connected
with this n-region PT. The SSHI circuit employs a RLC loop
to flip VPT in a half pseudo-period with a loss VF . Hence,
before the flipping, VPT = ±(VS + 2VD); after the flipping,
VPT = ∓(VS + 2VD)± VF . The loss in a half pseudo-period
can be expressed as:
VF = (VS + 2VD)(1− e
− pi√
4Ln2
R2CP
−1
) = (VS + 2VD)ηF (18)
where R is the total resistance in the RLC loop, which
consists of the DC resistance of the inductor, the ON resistance
of switches and other parasitic resistance in wires and contacts.
Detailed derivations of this voltage loss ratio can be found in
[30]. The factor ηF is the voltage loss ratio expressed as (19):
ηF = 1− e
− pi√
4Ln2
R2CP
−1
(19)
Fig. 12: Experimental setup.
The total charge generated in the current source in a half
period has been calculated in (11). After a certain amount
of charge is wasted to compensate the flipping loss VF , the
remaining charge that can be transferred into CS is expressed
as:
QSSHI(n) = Qtot(n) − VF CP
n2
= CP (
2VOC
n
− VF
n2
) (20)
Assuming the voltage increase in CS is small, energy
transferred into CS is:
ESSHI(n) = VSQSSHI(n) = CPVS(
2VOC
n
− VF
n2
) (21)
Hence, the average rectified power by a SSHI circuit is:
PSSHI(n) =
ESSHI(n)
T/2
= 2fPCPVS(
2VOC
n
− VF
n2
) (22)
Setting the derivative of the above equation to 0, it can be
found that PSSHI(n) achieves its maximum power while VS
equals to an optimal voltage expressed as:
VS,opt =
n
ηF
VOC − VD (23)
Then the maximum output power of a SSHI rectifier can be
expressed as:
PSSHI(n),max = 2ηF fPCP (
VOC
ηF
− VD
n
)2 (24)
Assuming the open-circuit voltage VOC = 1.5 V, the
voltage drop of the diodes is VD = 0.3 V and the flipping
loss ηF = 0.5 for n = 1, the normalized power expressed
in (22) can be plotted in a range of VS . Fig. 11 shows the
normalized output power while the peak value for n = 1
is normalized to 1. It can be seen that the output power is
significantly increased while the electrode is split into more
regions connected in series. For n = 8, the power is increased
by 11× compared to the monolithic electrode model and the
MPP is attained at VS = 80 V.
Comparing the results shown in Fig. 9 and Fig. 11, series
configurations show higher performance improvement in the
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Fig. 13: Optical micrograph of MEMS piezoelectric harvester
with 8 regions.
SSHI circuit compared to the FBR. This is because the voltage
flipping loss, expressed as (19), is significantly decreased
while n goes larger. In the assumptions of Fig. 11, ηF is
assumed to be 0.5 for n = 1. While n goes to 2, 4 and 8, the
value ηF is decreased to 0.267, 0.138 and 0.07, respectively.
Hence, more efficient voltage flipping helps further increase
the performance of series models. In the next section, exper-
iments are performed to evaluate the performance improve-
ment using series configurations with a MEMS piezoelectric
harvester and CMOS rectification circuits.
D. Power efficiency analysis
The power conversion efficiency of a rectifier is given by
the ratio between the output power and the input power of
the rectifier, which can be expressed as ηRECT = PO/PIN .
In order to analyze the power efficiencies with the proposed
method for full-bridge (FB) and SSHI rectifiers, PO and PIN
need to analyzed.
For FB and SSHI rectifiers, while the electrode of the PT is
split into n regions connected in series, the optimal VS values
are expressed in (16) and (23), which are n2VOC − V D and
n
ηF
VOC −VD for FB and SSHI rectifiers, respectively. Hence,
the input voltage values of the two rectifiers are n2VOC and
n
ηF
VOC respectively, which are n times higher than the case of
n = 1 for both FBR and SSHI. Since the current generated by
the n-region PT and flowing into rectifiers is decreased by n
times, the input power, PIN for both FB and SSHI rectifiers
does not change for different n values. However, according
to (17) and (24), it can be seen that the output power of
FBR and SSHI rectifiers is increased at higher n values. Since
the power efficiency is expressed as ηRECT = PO/PIN , the
power efficiencies of the proposed scheme (n > 1) for both
FB and SSHI rectifiers are increased compared to conventional
PTs with monolithic electrodes (n = 1) since PO is increased
while PIN keeps constant.
IV. EXPERIMENTS
The proposed connection topology was experimentally val-
idated and the experimental setup is shown in Fig. 12. During
Fig. 14: Measured raw electrical power consumed in a resistive
load for different series configurations.
Fig. 15: Optical micrograph of FBR and SSHI circuits in
CMOS process.
the measurements, a custom MEMS cantilevered piezoelectric
transducer (PT) was fabricated and placed on a shaker (LDS
V406 M4-CE), which was excited at the natural frequency of
the MEMS PT at 220 Hz. The shaker is driven by an excitation
signal from a function generator (Agilent 33250A 80 MHz)
and amplified by a power amplifier (LDS PA100E). A DC
power supply (Agilent E3647A) was employed to provide a
1.5 V supply to the SSHI circuit.
A microphoto of the MEMS PT is shown in Fig. 13. The
size of the cantilever is 8 mm × 3.5 mm. The electrodes
of this cantilever is split into 8 regions, as shown in the
figure; hence, the width of one electrode is around 1 mm. A
common proof mass is located at the free end to ensure that the
voltage signals generated by the 8 regions are approximately
at the same amplitude, frequency and phase. The size of the
monolithic proof mass is 8 mm × 1.5 mm. For each region,
there are 2 pads for top and bottom electrodes; hence, 16
pads in total for 8 regions. As there are 8 regions for this
particular PT, the number n can be equal to 1, 2, 4 or 8 in
this implementation. This design is suitable for MEMS mass-
production as the electrode is split during the layout design
stage and no additional manual operation is required.
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Fig. 16: Measured waveform of a FBR (VS = 5 V, VOC =
1.5 V, n = 4).
A. Raw electrical power
In order to measure the raw output power, the PT is
connected with a variable resistor. The excitation acceleration
level is turned to 1 g and the open-circuit zero-to-peak voltage
amplitude generated from the PT is around VOC = 1.5 V.
This VOC is the voltage while the 8 regions are connected
in parallel; hence, equivalent to a large monolithic electrode
without being split. The inherent capacitance, CP , with 8
regions connected in parallel is measured to be 3.52 nF. The
measurements were performed for different series configu-
rations for n = 1, 2, 4 and 8. When all the 8 regions are
electrically connected in parallel or in series, this corresponds
to the cases for n = 1 and n = 8, respectively. The n = 2
connection is formed by connecting left four regions in parallel
and right four regions in parallel and then connecting these
two parts in series. Similarly, electrodes can be connected
together for the case n = 4. The measured output power
for different connection configurations is shown in Fig. 14.
It can be seen that the peak power for different n values
are almost at the same level; however, they are attained for
different load resistance values. Fig. 14 shows that the four
MPPs are achieved while RL is at around 0.2 MΩ, 0.8 MΩ,
3 MΩ and 12 MΩ, respectively. These results closely match the
calculations in Section III-A, where the matched load resistor
is found to be n2 times higher for the n-series PT. These
results prove that different connection configurations do not
change the raw AC output power; they only change the internal
impedance of the PT (or voltage/current ratio from the PT),
which results into different load resistor values to match the
internal impedance. While this section proves the unchanged
AC output power, the next two sections show the performance
enhancement of rectified DC power.
B. Full-bridge rectifier
The MEMS PT is tested with an on-chip full-bridge rectifier
(FBR) in this section. Fig. 15 shows the chip micrograph of
the FBR and the SSHI circuit, which will be used in the next
experiment. The circuit is implemented in a 0.18 µm high-
voltage (HV) CMOS process. The active area of the FBR is
less than 0.02 mm2, which consists of four on-chip Schottky-
barrier diodes. The measured forward voltage drop of the
diodes is around 0.3 V.
Fig. 17: Measured output power using a FBR (VOC = 1.5 V,
VD = 0.3 V).
Fig. 18: Circuit implementation of the SSHI circuit.
In the experiments with a FBR, the excitation acceleration is
set at 1 g (VOC = 1.5). The measured waveform of the voltage
across the PT, VPT , is shown in Fig. 16. It can be seen that
VPT needs to attain either VS + 2VD or −(VS + 2VD) to
transfer energy into the storage capacitor CS . The voltage VS
is set to 2 V and the n = 4 configuration is used in order to
show an operating FBR. If n = 1 is used for this high VS ,
the measured waveform for VPT will be a simple sine wave
around the ground since it cannot overcome the threshold set
by the FBR. Hence, smaller n configurations only work for
lower VS and the proposed series configurations are able to
work for higher VS values.
Fig. 17 shows the measured output power extracted by a
FBR using different series configurations. The measurement
on a particular VS value is performed by charging CS from its
current VS to a value slightly higher. The power is calculated
with the energy increased in CS divided by the time elapsed
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(a) n = 1 (b) n = 2 (c) n = 4 (d) n = 8
Fig. 19: Measured transient waveforms of VPT for different series configurations (VS = 5 V, VD = 0.3 V).
Fig. 20: Measured output power using SSHI circuit (VOC =
1.5 V, VD = 0.3 V).
for charging. According to these results, the n = 2, 4 and 8
configurations increase the output by 1.7×, 2.1× and 2.3×,
respectively, compared to n = 1. In additional, the MPPs for n
= 2, 4 and 8 configurations are achieved at higher VS values.
These results closely match the theoretical calculations and
show the evident performance improvement of the proposed
topology.
Although the raw AC output power is not changed for
different connection configurations in section IV-A, the high
voltage/current ratio generated from the PT with a larger
number of n, in this section, is experimentally proved to
increase the performance while using a FBR. This DC power
improvement is obtained without employing any additional
circuit or component; hence, with no extra cost or complexity
of the system. Besides improving the performance of FBRs,
the next section shows the experimental results to prove the
performance enhancement with a SSHI rectifier.
C. Bias-flip rectifier
This section presents the measured results of the MEMS
PT using a SSHI circuit implemented in a CMOS process.
The optical micrograph of the circuit is shown in Fig. 15
and the circuit implementation is presented in Fig. 18. The
SSHI circuit used here is a conventional simplified bias-flip
rectifier [30], [32], [33]. Since the aim of this paper is not on
the SSHI circuit itself, but to present the series configuration
topology and show how it improves output power, design
details of the circuit are not presented. The SSHI circuit is
only designed to be operational without additional features,
such as self-powering, cold-startup, MPP tracking, etc. This
simplified SSHI circuit consists of a FBR, a zero-crossing
detection block and a switch control block. The inductor is
implemented off-chip with the value of 1 mH. The active chip
area of the SSHI circuit including the FBR is around 0.1 mm2.
The zero-crossing detection block aims to detect the zero-
crossing moment of IP and this is the moment to start flipping
VPT . When IP is close to zero, the diodes of the FBR are just
about to turn OFF. At this instance, one of VP and VN is at
−VD and it begins to increase. Hence, two continuous-time
comparators are employed to compared VP and VN with a
reference voltage Vref , which is set slightly higher than −VD
to find the moment when VP or VN begins to increase from
−VD. The output of the two comparators are ANDed and a
synchronous signal, SY N , is generated for each zero-crossing
moment of IP . The signal PN indicates the polarization of
VPT before it is flipped. The two outputs of this block are
φP and φN , which drives the switches in the switch control
block. These two signals selectively copy SY N according to
PN . The switch control block read φP and φN to close the
RLC loop to flip VPT . As the SSHI circuit is only designed
to experimentally validate the performance improvement of
the proposed series topology; hence, the transistor-level circuit
implementations are not presented in detail in this paper. Some
good examples on implementing highly-efficient SSHI circuits
have been presented in [29], [30], [32], [33].
Fig. 19 shows the measured waveforms of VPT for different
series configurations. As mentioned in Section III-C, the
voltage flip loss ratio is expressed as ηF = 1− e
− pi√
4Ln2
R2CP
−1
;
hence, a higher value of n (more electrode regions connected
in series) significantly decreases ηF . This can be well observed
from Fig. 19. While n = 1, the flip loss is around 50% and
this value is decreased to near 20% for n = 8. The improved
voltage flipping can further increase the performance of the
proposed series configurations.
Fig. 20 shows the measured output power extracted using
the SSHI circuit for different series configurations. The figure
shows that for n = 1, the maximum power is around 0.8 µW.
The maximum power is increased to 1.82 µW, 3.62 µW and
4.61 µW for n = 2, 4 and 8, respectively. Therefore, the
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TABLE I: Performance comparison with state-of-the-art
Reference Technique Piezoelectrictransducer
Piezoelectric
capacitance Frequency Inductor
Performance
enhancement
[29] Bias-flip (SSHI) Mide V22B 18nF 225Hz 820µH 4
[20] PSCE Mide V22B 19.5nF 173Hz 10mH 2.1
[28] SSHI Custom MEMS 8.5nF 155Hz 470µH 2.5
[14] SECE Q220-A4304YB 52nF 60Hz 560µH 3
[25] SSHI Mide V21B 26nF 134Hz 3.3mH 4.4
This work
Passive FBR Custom MEMS
with split-electrode 3.52nF 220Hz
None 1.7 - 2.3
SSHI 1mH 2.3 - 5.8
performance compared to n = 1 is improved by 2.3×, 4.5×
and 5.8× respectively. It can also be seen that the MPP is not
attained for n = 8 because the thick-oxide MOSFETs used
in the CMOS process can tolerate up to 20 V drain-source
voltage. Hence, the power can only be measured for VS up
to 20 V. However, the theoretical results, shown in Fig. 11,
imply that if VS can be higher, the extracted power could be
further increased.
Table I shows the performance comparisons with state-of-
the-art interface circuits for piezoelectric energy harvesting.
The results for this work are split into two parts: with a passive
FBR and with a SSHI circuit. The performance enhancement
figures (the last column) for this work vary in a range
according to the split electrode number n. For example, the
figures 1.7 for FBR and 2.3 for SSHI are measured while
n = 1; the figures 2.3 for FBR and 5.8 for SSHI are measured
while n = 8. The results show that while the electrode is split
into 8 regions connected in series (n = 8), the performance
enhancement while using a passive FBR achieves 2.3×, which
is comparable to the reported active interface circuits. Com-
pared to reported interface circuits, the proposed scheme does
not employ any active rectification circuit, which significantly
reduces the system complexity, volume and cost. When the
proposed scheme is co-integrated with an active SSHI rectifier,
the system shows higher performance enhancement (5.8×
while n = 8) compared to state-of-the-art active rectification
circuits.
V. CONCLUSION
In this paper, a series configuration topology is proposed,
where the monolithic electrode layer of a piezoelectric energy
harvester is split into several equal regions connected in series.
The theoretical modeling shows that series configurations do
not increase the raw output power, which is consumed in an
impedance-matched resistive load, from a piezoelectric trans-
ducer (PT). However, it reconfigures the distribution between
the voltage and current generated from the PT to make the
generated energy easily overcome thresholds set by following
rectification circuits; hence the rectified power is significantly
increased.
A MEMS PT with 8 electrode regions is fabricated to
evaluate the theory. With equal 8 regions, the series stage
number n can be set to 1, 2, 4 or 8, respectively. In order
to measure the rectified power by a FBR and a SSHI circuit,
a 0.1 mm2 CMOS circuit is designed and integrated with the
MEMS PT for measurements. The measured results show that,
for n = 8, the rectified power is increased by 2.3× for a
FBR and 5.8× for a SSHI circuit, compared to the monolithic
electrode model (n = 1). Compared to state-of-the-art inter-
face circuits designed for piezoelectric energy harvesting, the
topology proposed in this paper is a purely passive method to
increase overall performance. Since no additional component
or circuit is employed, this method can be employed together
with most passive (FBR) or active (SSHI) rectification circuits
to further increase the performance without introducing more
power consumption or instabilities into the system. In the
experiments, the value of n is chosen as 1, 2, 4 and 8
because the PT designed for this work consists of 8 electrode
regions. Once a PT is designed, fabricated and implemented,
it is difficult to change the electrode configuration. However,
the number n can be any positive integer, which should be
defined during the PT design stage with considerations of
the environmental vibration conditions. Theoretically, output
power can be increased with a large number n; however, a
larger n number results in higher VS voltage to attain the
maximum power point. Hence, the preferred operating VS
voltage should also be considered while choosing a suitable n
number.
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